SHARP SERVICE MANUAL




MODEL PC-1211, CE-121

CONTENTS

1.	Specifications	2
2.	Block diagram	4
3.	LSI signal description	12
4.	About servicing	17
5.	Cassette operation	18
6.	Check program	25
7.	Circuit diagram	26
8.	PC-1211 parts list & guide	32
9.	CE-121 parts list & guide	34

1. SPECIFICATIONS



1-1. Display

- Display tube: LF8017JE
- Display method: 5 x 7 dot matrix liquid crystal
- Display capacity: 24 coulumns (alphanumerics and symbols)

1-2. Basic functions

Computational capacity:Computational method:		sa and 2 digits of exponent. nematical formula (with priority consideration)
• Capacities:		1424 steps, max (PC1211)
	Data memory;	Fixed memory 26 memories
		Flexible memory (commonly usable with the program memory)
	Reserve program;	178 memories, max (PC1211) 18 kinds, 48 steps, max
	Input buffer;	80 steps
• Buffers:	Data buffer;	8 stages
	Subroutine buffer;	16 stages (but 15 stages for parenthesis) 4 stages gement buffer: 4 stages

1-3. Arithmetic functions

	Add (+), Subtract (-), Multiply (-	+), Divide (/), Power raising (\wedge)
	Trigonometric functions:	SIN (sine), COS (cosine), TAN (tangent)
	Inverse trigonometric functions:	ASN (sine ^{-1}), ACS (cosine ^{-1}), ATN (tangent ^{-1})
	Logarithmic functions:	LOG (common logarithm), LN (natural logarithm [ln])
•	Exponential functions:	EXP (exponential)
	Angular transformations:	DMS (decimal notation to sexagesimal notation),
		DEG (sexagesimal notation to decimal notation)
	Square root extraction:	
	Signum function.	SGN
	Absolute value:	ABS (X)
	Interization:	INT
	Execution of arithmetic operation	n is commanded by the ENTER key.

1-4. Editorial functions

Cursor shift:	(right), \blacktriangleleft (left)
Insertion:	INS
Deletion:	DEL
Line control:	\downarrow (down), \uparrow (up)

1-5. Programming language

BASIC (Beginner's All purpose Symbolic Instruction Code)


1-6. Power source

Battery: Battery life: Power consumption: Automatic power shut off: Four MR44 (mercury batteries) 300 hours 0.011W About 6 minutes

1-7. Others

Data protection: Peripheral unit: Program memory, data memory, reserve program memory Audio cassette unit (recording/reading of the program memory, data memory and reserve program memory)

Physical dimensions: 175(W) x 70(D) x 44(H) mm



10

System configuration (see the system block diagram)

System of this unit consists of the following components:

- 1) CPUI (SC43157) x 1
- 2) CPU II (SC43178) x 1
- 3) 4K-bit RAM (TC5514P x 3)
- 4) Display chip (SC43125 x 3, with built-in RAM)
- 5) 2AND gate (TC4011UBP x 1)
- 6) 2AND 2OR (TC4019BP x 1)
- 7) Inverter (TC4069BP \times 1)
- 8) Quard Analog Switch Multiplexer (TC4066BP)
- 9) LCD (24-digit FEM dot LCD)
- 10) Key
- 11) Crystal (CSB2560)

2-1. CPU I, CPU II

These CPUs are provided with internal ROM, and each of CPUs shares the following assignments:

Ke	ey input routine
	cknowledgement of the remaining ogram
	ne instruction to one program step corporation
In	terpreter: Program execute statement Cassette control statement Command statement Printer control
Ex	ecution of manual operation
Po	wer shut off control
Cl	ock stop control


CDIT

CPU II	
Display processing routine Input buffer Computational result Error	
Arithmetic routine	
Character generator	
Cassette routine	
Print routine	
Buzzer	
Recognition of printer	
Power off	
Clock stop	


ODIT

• The CPU I functions to read key-in data or read the instruction to be executed from the RAM, and decides what is to be done for the control of arithmetical operation (i.e. control of arithmetic sequence, memorizing of arithmetical data, and its readout), or interprete the syntax of the BASIC instruction for deciding what is to be executed, or determines and prepares the information to be displayed, but the CPU I does not perform any execution by itself. It only arranges the data and information in proper sequence and acts to provide instruction code to the CPU II via the buffer. On the other hand, the CPU II constantly receives execution instructions or sometimes performs to exchange data depending on the situation. Although it shares major part of execution in term of execution, it performs some kinds of auxiliary CPU when looked in the view that it does not perform any decision by itself.

Ex: Actions of CPU I and CPU II at the time of key data entry.



In the case of manual operation of the pocket computer, the instruction code (key code) is written into the RAM in the display chip (input buffer) after information is put through the keyboard and converted into the instruction code by the CPU I, then this instruction code (display, at this case) is transfered to the CPU II via the transfer buffer. As the CPU II receives this instruction, the CPU II then decodes this instruction (display, at this case) and executes display processing. Upon the completion of this processing, it is then notified to the CPU I, then the CPU I confirms the completion of the task by the CPU II before terminating their jobs.



2-2. RAM

dge

nal

1


ing letion ion to

en nd se) II he le-

on to


A certain number of C-MOS RAM ($1 \sim 3$ chips, 4K bits each) and another RAM incorporated inside the display chip are used in this pocket computer, having varieties of configurations as described below:





• Map of the RAM incorporated in the display chip

There are three 1K-bit RAMs (128 bytes each) incorporated in each of display chips (SC43125), having the following configurations:




• 8-digit display buffer

40 bytes of 8-digit display buffer is used as a display data buffer during displaying and also used as a buffer memory for arithmetical result during the arithmetical operation.

Fixed memory

The total memory of 176 bytes from the display chip 2 and 3 is used as a fixed memories, $A \sim V$ (22 memories).



• Transfer buffer

8 bytes (1 memory equivalent) of the display chip 1 is used as a transfer buffer which is used in the transaction of instruction between the CPU I and the CPU II.

• Input buffer

Remaining 80 bytes (10 memories equivalent) of the display chip 1 is used for the input buffer, which is used in the following functions:

- 1. Any information entered through the keyboard is stored once in this buffer, thus allowing up to 80 steps.
- 2. The display contents is stored by the CPU I and the CPU II makes selection out of this data.
- 3. When an arithmetical instruction is entered, its procedure is stored in this buffer by the CPU I and the CPU II performs operation according to this procedure.
- 4. When program or reserve program is to be recorded or read out during the execution of the cassette control instruction, action takes place through this input buffer.

2-3. Display

d

V

in

fer,

up


ata. 'U I

the


The contents of display indicated by the CPU I is received by the CPU II via the input buffer and makes converted into respective character codes, then they are carried over to the display buffer in the display chip through the address data bus.

• Designation of the display data

The following structure is observed in the display buffer in the display chip.



The numerica figure "4", to be displayed by the CPU II, is converted into the relevant character code and carried through on the address data bus. First of all, the segment S1 is selected with the address A8 \sim A1 "00000000" to store the data DI04 \sim DI01 "1000" in the display buffer (see Fig. 2-3-1). To store second half 4 bits of the data, only A5 in the address in turned "1" to make the address "00010000" to store data "0001". In the same manner, the address "00000001" is selected for storing the first half 4-bit data "0100" for he segment S2 and the second half 4-bit data "0001" is stored with the address "00010001".




HA: Clock frequency for the counter. This signal is counted and decoded to perform synchronization with the comman signal, H1~H7, generated from the CPU II.

DSIP: With high level of this signal, processing of display operation is indicated (RAM data designated by H1~H8 is sent out on S1~S40).

The data stored in the display buffer is carried through S1 \sim S40 (Fig. 2-3-2) to be fed to the LCD. (To indicate "4" on the display, H4 and H5 are engaged for S1, H3 and H5 for S2, etc., all the same throughout S6 \sim S40.)

(2) To followers and games not here gradieners of out it mangory evisen to mangory nodW. A static for manual figure "4", to be displayed by the CPU II, is converted into the jelevant character code and carried through on the address data has First of all, the segment S1 is selected with the address A8" A1 "COCCOCCO" to store the data has First of all, the segment S1 is selected with the address A8" A1 "COCCOCCO" to store the data D04 "D101 "1000" in the display buffer (see Fig 2.3-1). To store second half 4 bits of the data, only A5 in the address in turned "1" to make the address "00010000" to store data "0001". In the same manner, the address in turned "1" to make the address "00010000" to store data "0001". In the same manner, the address "000000001" is selected with the second half 4-bit data "0001".


2-4. Power source




- The liquid crystal reference voltage VDISP is generated in the above circuitry in order to avoid occurrence of such unpleasant phenomena as blurred character or contrast variation that might degrade display performance, which is caused by a slight voltage variation in the liquid crystal reference voltage VDISP, since the 5 x 7 dot matrix liquid crystal is used in the display of this pocket computer.
- A) VDD is generated in the CPU II on the basis of VGG.
- B) The gate voltage of MOS FET is controlled by the $250K\Omega$ pot to regurate the voltage for VDISP. Furthermore, the voltage of VDISP is changed by the thermistor to meet with temperature variation, so as to maintain proper display performance.
- C) Line between the reference voltage VDISP and GND is divided by resistor to make out VA, VM and VB.
 - VDISP: Low side voltage of common signals (H1~H7) for LCD.
 - VA: High side voltage for segment signals $(S1 \sim S40)$
 - VM: Intermediate voltage of the common and segment signals
 - VB: Low side voltage of segment signals.
 - NOTE: VA, VM and VB become pulses in an amplitude of several volts owing to influence caused from the LSI.

Adjustments of reference voltage VDISP

The VDISP had been precisely adjusted to become -3.74V at an ambient temperature of 20°C and -4.29V at 0°C. In case there is a need of readjusting the voltage after servicing the LCD or exchanging some of power source components, be sure to look on the LCD from 30° of angle from the vertical line while adjusting the pot.





ata CD.

oni-

---- -3.9V

3. LSI SIGNAL DESCRIPTIONS 3-1. SC43157 (CPU I)

Pin No.	Signal name	In/Out	Description
1	F4a	Out	Chip Enable signal (RAM3 select signal)
2	F3a	Out	Chip Enable signal (RAM2 select signal)
3	F2a	Out	Chip Enable signal (RAM1 select signal)
4	F1a	Out	Chip Enable signal (Display chip 1 select signal, for input
			buffer and transfer buffer usage)
			During display: Low
	NA SELEV Des po	menter landered	During read-in: turns momentarily high
6	V _{GG}	In	Source voltage ("—" voltage of battery)
7	V _{GG}	In	
8	Xin	In	Basic clock (pulse signal in 256KHz)
9	TEST1	ter er conti	occurrence of such unpleasant phone
10	TEST2	lingo varia	Connected with GND
11	RESET	In	All reset switch input
			Normally high but turns low when the all reset switch is
	edia voltaga	toruger of 4	depressed.
12	R/Wa	Out	RAM Data Read/Write signal
VAV:	or to make of	sizer vd bei	During display: High
			Depression of the key causes it momentary low?
13	DIO1	In/Out	Data Bus (for address designation of the input buffer and
14	DIO2	In/Out	transfer buffer in RAM and display chip 1).
15	DIO3	In/Out	During display: High
16	DIO3	In/Out	During read-in: Low [[[[[[[
17	B8a	Out	Address Bus (for address designation of the input buffer and
18	B7a	Out	transfer buffer in RAM and display chip 1).
19	B6a	Out	
20	B5a	Out	During display: Mementary generation
21	B4a	Out	
22	B3a	Out	During read-in:
23	B2a	Out	
24	B1a	Out	
30	GND	In	Source voltage (0V)
40	S16a	Out	Busy signal to the CPU II (High during the execution in the
	V8.8		CPU I)
			During display: Low
	V18		During read-in: turns momentarily high

Pin No.	Signal name	In/Out	Description		
41 42	Sn Si	Out Out	Key Strobe signal, RAM Address signal Key Strobe signal, RAM Address signal	R/W	12
12	54	out			
43	S13	Out	Key Strobe signal		
44	S12	Out	i slayOutes (/Dith But (for data treaster)		
45	S11	Out	During display: High		
46	S10	Out	Depression of the key causes it moment	ary low	
47	S9	Out	" For DEF symbol doubly (sugged) him		
48	S8	Out			
49	S7	Out	sb Reshing to Bullisso (BBRIT) DOBORAL		
50	S6	Out	Out During displayed in beingh, I		
51	S5	Out	100at traing BSarthight B6braight B70=		
52	S4	Out	Out During read int Tums more		
53	S3	Out	CPU I Bury signal (Filth during toOexes		
54	S2	Out	Out		
55	Kil	In	Key input signal	618	24
56	Ki2	In	noy mpor organiz		
57	Ki3	In	During display: Low		
58	Ki4	In	Depression of the key causes it moment	tary high	
59	S16b (Ki5)	In	Busy signal of the CPU II (high during t CPU II)	he execution	of the
	Ki4		During display: Low Depression of the key causes it moment	tary high	- 26

3-2. SC43178 (CPU II)

n

Pin No.	Signal name	In/Out	Description
1	F4	Out	Buzzer signal When the buzzer is off: Low
2	F3	Out	Chip Enable signal (Display chip 3 select signal)
3	F2	Out	Chip Enable signal (Display chip 2 select signal)
4	F1	Out	Chip Enable signal (Display chip 1 select signal)
			During display: Low During read-in: Turns mementarily high
5	VDD	Out	For liquid crystal drive voltage preparation (VDD \doteq VGG)
6	VGG	In	Source voltage ("-" voltage of the battery)
7	VGG	In	CPU II)
8	Xin	In	Basic clock (Pulse signal in 256KHz)
11	RESET	In	All reset switch input

Pin No.	Signal name	In/Out	Description
12	R/W	Out	RAM Data Read/Write signal
		fires alonat	During display: High
	Elgrist name.	.in/Out	During read-in: Turns momentarily low
13	DIO4	In/Out	Data Bus (for data transaction between RAM and display chip)
14	DIO3	In/Out	During display: High
15	DIO2	In/Out	During read-in: Turns low
16	DI01	In/Out	Chery Emabler electral (Display the Paulo and an analysis of the part of the
17	B8b	Out	Address Bus (for address designation of the display chip)
18	B7b	Out	During display: B1b=high, B2B=low, B3b=low, B4b=low,
19	B6b	Out	B5b=high, B6b=high, B7b=low, B8b=low
20	B5b	Out	During read-in: Turns momentarily high
21	B4b	Out	
22	B3b	Out	
23	B2b	Out	
24	B1b	Out	SS KII III KANGA KANGANAN SI KANGANAN SI KANGAN SI SA
25	HA	Out	Display signal (Common signal counting pulse)
	The fight The	nemom ti e	Being generated during displaying
	ne exellition	gaklub dat	
26	DISP	Out	Display command signal
	date via	nomon ti b	During display: High
		041	During execution: Low
27	VM	In	LCD display voltage (Intermediate voltage of the segment signal)
28	VA	In	LCD display voltage (High side voltage of the segment signal)
29	GND	In	Supply voltage (0V)
30	H4	Out	LCD common signals (backplate)
31	H7	Out	When the buzzer is out
32	H3	Out	Address Ros (for address designation of the in bulleting and
33	H6	Out	City City Countries and the second se
34	H2	Out	E. E. Out Chip Enable signal (Display
35	H5	Out	William State and Cont. Chip English (Doplay
36	H1	Out	During Linder During Linder and Solar
37	VDISP	In	LCD display voltage (Low side voltage of the common signal)
38	VB	In	LCD display voltage (Low side voltage of the segment signal)
39	S16	Out	Busy signal to the CPU I (High during the execution in the
	1		CPU II)
		56KHz)	During display: Low Depression of key causes it momentarily high.
40	S15	Out	Record signal to the cassette tape and print data.
41	S14	Out	Remote signal to the MT.

Pin No.	Signal name	In/Out	Description
42	S13	Out	Busy signal to the printer.
43	S12	Out	Expansion signal During display: Low Depression of the CA (ON) key causes an instant pulse generation.
49	S6	Out	For DEF symbol display (engaged: low, not engaged: high)
54	S1	Out	For symbol display (SHIFT, DGE, RAD, GRAD, RESERVE PRO, RUN) Same waveform as the segment signal.
55	Ki1 (S16a)	In	CPU I Busy signal (High during the execution in CPU I)
56	Ki2	In	Expansion signal To be connected to S12 (CPU II) for PC-1211.
57	Ki3	In	Printer Busy signal Low when the priner is not operated.
58	Ki4	In	Printer connection identifying signal. Low when the printer is not connected.
59	Ki5	In	Cassette reproduct signal.
60	Ki6	In	ON key input signal

M

2


)

1)


3-3 IC

TC 4011 UBP

(Quad 2-input positive NAND gate)




TC 4069 P (HEX inverter)




TC 4019 BP

(Quad AND-OR select gate)



TC4066BP (Quad bilateral switch)




4. ABOUT SERVICING

Disassembly procedure

- 1) Remove the 2 screws (a) and 2 screws (b).
- 2) Separate the upper cabinet from the lower cabinet from the screw side, as they are latched together at three points, A, B, and C.

Repairing procedure

 As the back of the arithmetic printed board comes into sight after the removal of the lower cabinet, the arithmetic



- printed board can be checked from the back side.
- 2) Replacement of the CPU II is possible.
- 3) If the key printed board is to be checked, the arithmetic printed board has to be bent in right angle after removing the screws (d) and (e). Inspection of the CPU I is possible if the buzzer is removed after removing the screw (c).
- 4) The key printed board can be dismounted from the upper cabinet when the 9 screws (f) and 2 screws (g) are removed. But, care must be exercised in dismounting the printed board, as key tops may come falling down one after another.

Replacement of the LSI

- It will be much convenient if the LSI use soldering pencil (UKOG-0078CSZZ) is used for replacing the LSI.
- 2) Be sure to remove the key printed board from the upper cabinet first, if the LSI on the key printed board is to be removed. If the LSI was removed with the key printed board being fitted on the upper cabinet, there is a possibility of deforming the key rubber by the heat of the soldering pencil.
- 3) Be sure to cut the legs of IC, if IC was removed.

Measuring current consumption

Power source voltage. 4.72V Current consumption:


> After depress the ON key: Under 850µA After depress the OFF key: Under 12µA

> > Fig 4-2

5. CASSETTE OPERATION


5-1. Recording

Recording method



Contents of program or reserve program

Recording format of program or reserve program





Data memory recording format

- 1 = Check sun code (after every 8 steps or one data memory.)
- 2 = 8 steps of program or reserve program
- 3 = End code of recording.
- 4 = This gap, composed of all "1", is inserted at each step the recording exceeds 80 steps, during which teime the next 80 steps of data to be input is prepared in the input buffer.
- 5 = All "1" is recorded for a period of about 6 seconds in order to avoid non-recordable area located at the top of the tape and is also used for the cueing of the recording head.
- 6 = With this program or reserve program name is indicated.
- 7 = File name
- 8 = Data memory is indicated with this code.
- 9 = Area for one data memory.

Recording method

Data "0" and "1" are identified by changing the frequency of the recording signal (F4").






Signal waveform at the time of recording

When recording signal "1" is to be recorded, S15 is turned low level and the signal F4 (clock pulse of \cong 4KHz) is output during that period. When recording signal "0" is to be recorded, S15 is turned high level and the F4 output is inhibited during that period, at which duration the reverse signal of HA (clock pulse of \cong 2KHz) is carried on the recording signal.

Then, this signal is supplied to the MIC terminal of the tape recorder via the modulation circuit of the CE121.

5-2. Reproduction


Output signal from the EAR PHONE jack of the tape recorder is amplified and shaped in the Schmitt circuit, to be input to the CPU II through the Ki5 terminal of the CPU II.



ring area

5-3. Remote control

The CE121 will control the REMOTE terminal in automatic manner against the record, playback and check commands.



The TC 4528P is a mono-stable multivibrator which can perform trigger operation and reset operation and two circuits are contained in the same chip.

1

1

1

1

T


No

2

3

4

"A" outputs a pulse which is dependable on the time constant of CR at the falling edge of the input signal, and "B" outputs a pulse which is dependable on the time constant of CR at the rising edge of the input signal. The relay operates ON and OFF according to the current flow to the coil, and it is activated when "A" is active and deactivated when "B" is active.



5-4. Testing the CE121

1. Writing test data to PC-1211

k

t

t f s First of all, test data must be entered to PC1211 for checking CE121.

No.	Read in	Dis	play	Remarks
1	MODE ~ MODE	>	RESERVE	Make the RESERVE symbol indicated on the display after depressing the [ENTER] key.
2	NEW	NEW _	RESERVE	Economical R
3	ENTER	>	RESERVE	Connect PC 2 bit
4	SHFT Z	Z: _	RESERVE	Deterrigite the
5	P.# SHFT VAV SHFT; A(204)	Z: P.#VAV; A(20	4) RESERVE	Trabe to be recorded
6	ENTER	Z: PRINT #VAV;	A(204) RESERVE	Make sure that the
7	SHFT X	X: _	RESERVE	
8	I.# SHFT VAV SHFT ; A(76)	X: I. #VAV; A(20	04)_ RESERVE	The countre of the
9	ENTER	X: INPUT #VAV;	A(204)RESERVE	the recording prints
10	SHFT SPC	:_	RESERVE	Canl. Anazial week
11	A(76)	: A(204)	RESERVE	LIST FOR LAL
. 12	ENTER	: A(204)		1 to han with "Print
13	MODE	> [DEF	display(770) 81
14	MODE	> F	RUN	the beginning of
15	SHFT SPC =100	A(204)=100_ H	RUN	- 28 - American and - 28
16	ENTER	I	RUN 100	

The test data have to be written into PC-1211 in the above manner.

2. Checking CE121

Assumes that the step 1 has already been executed.

No.	Read in	Display	Remarks
1	OFF	speet the procedure signs Step 5 a	n , value of no line a polyment
2		nd at Step 15, repeat operation op the display, repeat the proced	
3	uid display even after t	n multipation is not to appetr or NUN	Connect the PC1211 with the CE121.
4	ON	> RUI	RUN is on the disp ¹ ay. Otherwise, let the symbol

No.	Read in	Display		Remarks
5	CB121 well control the KE check commends.	>	RUN	Make sureof the tape recording location.
6	Remarks	>	RUN	Depress the [REC] and [PLAY] buttons. Then, the cassette will come to halt.
7	SHFT Z	PRINT #VAV; A(204)_	RUN	the state of the s
8	ENTER	80 94	RUN	The cassette starts to run generating sound.
9	avaasa	>	RUN	The cassette comes to stop quitting sound generation.
10	RESERVE RESERVE Z	>	RUN	Depress the (PLAY) button. But, the cassette is still at halt.
11	RESERVE	>	RUN	Return the cassette tape until the beginning of the recording.
12	SHFT X	INPUT #VAV; A(204).	RUN	
13	ENTER	XIL FIAR: ACONE	RUN	The cassette starts to run generating reproducing sound.
14	RESERVE	>	RUN	The cassette comes to stop quitting sound generation.
15	SHFT SPC	A(204)_	RUN	
16	ENTER	RUN	100.	and the sponting and the
17	ration and two excuits are co	RUN	100.	Push the [STOP] button.
18	OFF			A DATE STATE STATE
19	input signal. The relay oper	stervise and OPP accord	1 20 01	Disconnect PC1211 from CE121.
20		N(204)=100RUN		Disconnect CE121 from the cassette recorder unit.

I. It requires inspection if one of following conditions is recognized.

- 1. When the cassette starts to run at Step 6.
- 2. When the cassette fails to run or no sound is heard at Step 8.
- 3. When the cassette does not stop at Step 9.
- 4. When reproducing sound is not heard at Step 13.
- II. Repeat the procedure in the following case.
 - 1. When "5" is displayed at Step 13, repeat operation from Step 10. If the same indication is still on the display, repeat the procedure from Step 5 after entering "A(204)=100". If the same indication is to remain on the display even after this, it requires detailed inspection.
 - 2. When "100." is not displayed at Step 16, repeat operation from Step 10. If the specific indication does not appear on the display, repeat the procedure from Step 5 after entering "A(204)=100". If the specific indication is not to appear on the display even after this, it requires detailed inspection.

NOTE:

- When next CE121 check is to be performed in executing secondary test, be sure to enter "A(204)=100".
- Repeat once again from the "1. Writing test data to PC1211", if the contents of PC1211 happens to change.

5-5. About repairing of CE121

10: PRINT # ♥ D ♥; A(201) : PAUSE 1 0 : G O T O 1 0


The CE121 is in proper operation if the following procedures are ended successfully.

				a crari	Plug		Tap	e reco	order	an in term out to																																						
No.	Read in	Display			Display		Display		Display		Display		Display		Display		Display		Display		Display		Display		Display		Display		Display		Display		Display		Display		Display		Display		Display		MIC	REM	PLAY	REC	STOP	Remarks
1	(OFF)	on bait tit samm		PHOE	oM	- 40	1.2	.Evfs	đ	Connect PC1211 with CE121.																																						
2	ON	>	RUN	0	0	N0 N0				Determine the location of the tape to be recorded																																						
3		>	RUN	0	0	0	0	0		Make sure that the cassette tape does not run.																																						
4	CS. SHIFT VA	CS. VA_	RUN	0	0	0	0	0																																								
5	ENTER	ni ele	RUN	0	0	0	0	0	() () yelqzib	The cassette tape starts to run and the recording sound is heard.																																						
6	h	>	RUN	0	0	0	trister de lo n		0	The sound is inter- rupted and the cassette tape comes to halt with ">" indicated on the display.																																						
7		>	RUN	0	0					Return the tape to the beginning of the recording.																																						
8	29	>	RUN	0	0	0	0	-																																								
9	CLO.? SHFT A	CLO.?VA_	RUN	0	0	0	0																																									
10	ENTER	l when the .	RUN	0	0	0	0	F con		The display con- tents comes to dis- appear from the display and the cassette tape starts to run generating the reproducing sound.																																						
11		>	RUN	0	0	0		***	0	Sound generation is interrupted and the cassette tape comes to halt with ">" indicated on the display.																																						
12	100		RUN	1																																												
13	OFF																																															

[Cautions]

- 1. Check the machine with the check procedure provided separately, if the cassette tape happens to keep running at Step 3, the cassette tape fails to run at Step 5, or the cassette tape fails to stop at Step 6.
- 2. Check the recording circuit of the CE121 if no recording sound is audible at Step 5.
- 3. In case no reproducing sound is audible at Step 10, proceed to playback another recorded tape to check if reproducing sound is audible with that tape. If reproducing sound is not audible with that tape, proceed to check the reproducing circuit of the CE121 as it may be not functioning properly. If the reproducing sound is audible with the second tape, check the recording circuit of the CE121 as no proper recording may not have been carried out.

No.	Read in	Disp	olay	Remarks				
1	RUN	RUN_	RUN	No need of running the tape recorder.				
2	ENTER		RUN	Recording sound is audible.				
3	tape to be reco		RUN	Recording sound goes out and "10." is displayed on the display for a period of about 1 second.				
4			RUN	147 AC204) - RUN				



Cassette operation ON/OFF control must be properly executed when the above signals are observed during the execution of program.

6. CHECK PROGF

	READ IN	DISPLAY										
		1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 1										
1	ON	>										
2	ALL RESET											
3	5/9 ENTER	5.5555555										
4	MODE											
5	1 P · SHFT W O K SHFT W ENTER	1 : P R I N T V O K										
6	2 SHFT W Z SHFT W P ·											
7	SHFT W S SHFT W ENTER	$2 : \forall Z \forall P R I N T \forall S \forall$										
8	3 B E E P 2 ENTER	3 : B E E P 2										
9	MODE											
10	G R A D ENTER											
11	SHFT SPC 0 1 4 7 ENTER	: 0 1 4 7										
12	MODE											
13	SHFT Z	S										
14	MODE SHFT SPC	0 1 4 7										
15	CL R A D · ENTER											
16	R · ENTER	O.K.										
17	ENTER	S										
18	ENTER											
19	OFF											
20												
21	and a second											
22												
23												
24												
25	- Anna											
26												
27												
28												
29												
30												
31												
32												
33												
34												
35												
36												
37												
38		+++++++++++++++++++++++++++++++++++++++										
39		1 + + + + + + + + + + + + + + + + + + +										
40												

21/10


HECK PROGRAM

Operation Circuit Diagram


DISPLAY				SYM	BO	L						Cas	sete			
11 12 13 14 15 16 17 18 19 20 21 22 23 24	SHFT	DEG	RAD	GRAD	DEF	RUN	PRO	RES	Sound	12	PLAY	REC	STOP	REMOTE		
									11							-
		0				0			17	1					Les.	
. 5 5 5 5 5 5 5 5 5 5 E - 0 1		0				0										
. 5 5 5 5 5 5 5 5 5 5 5 E - 0 1	K		1		1		0					1				
K	(0)	0	0.07130	0.1		-									an again and hereight	
* + + + + + + + + + + + + + + + + + + +	+				-	-	0					-			101746	
v	(0)	0					0								the store	
	(0)	0				-	0	119.25						701	T-W-TK isi	
	-	0		1			0	191							541 (B)"	2
	1	0						0						711	71319	
	-	- 2 -		0	1			0		1				1 2 3		
	(0)			0		link.		0				11			in	
				0	0	19				1		II			Tub-	
	(0)			0	0	11-	-	1/5	1		2.8.9	121	74		Lampia	
	(0)			0		0		-							and a second	
			0			0		177				-				
+ + + + + + + + + + + + + + + + + + + +	-				-					-			-		and the second	-
+ + + + + + + + + + + + + + + + + + + +	-		0	-		0		-	-		-		-		he loren a	-
	-		0	-	-	0		-	8	81.9	100	-				
			0			0			0	-	-		-			
															Large .	
															in the second	
	-						-		10	- 8			1			
							E.		1.4.12	N.C.	194		104		La in in	
	-	184						1			177	793			aroast.	
-+++++++++++++++++++++++++++++++++++++								12							Consol 2	
															1	
				-		-		-		100					Distanti ne	
+++++++++++++++++++++++++++++++++++++++	-			-		-				-					AUTORATI SCIENCE	199
	-			-						-					Pice 13	
	-			-						-						
	_					-	13								0-10	
	-															
	-														10 T Ve	
															Second and a	-
		-			-											
+ + + + + + + + + + + + + + + + + + + +						-				-						
· · · · · · · · · · · · · · · · · · ·	-				113	-		-	-	-	1		-			
+ + + + + + + + + + + + + + + + + + + +	-			-		-		-	-	-		-				-
		-		-	199	-			-	-		-				
				-												

7. CIRCUIT DIAGRAM PARTS


7-1. Operation Circuit Diagram




GRAM PARTS & SIGNALS POSITION




0








7-3. Key Circuit




L. Oberation P.W.B.









7-5. CE-121 Circuit Diagram







-6. CE-121 P.W.B

8. PC-1211 PARTS LIST & GUIDE

NO.	PARTS CODE	DESCRIPTION	NEW MARK	PARTS	PRICE	RANK
1	LX-BZII02CCZZ	Screw	N	С	A	В
2	LX-BZI032CCZZ	Screw		С	A	А
3	HDECAI705CCZZ	Bottom cabinet	N	D	A	Ν
4	PZETL I 323CCZZ	Insulator sheet	N	С	A	В
5	PTPEHI062CCZZ	Tap for chassis		С	A	А
6	LCHSSI078CCZZ	Chassis	N	С	A	С
7	GFTAAI23ICCZZ	Lid	N	D	A	В
8	XBPSD20P09000	Screw		С	A	А
9	RALMBIOO6CCZZ	Buzzer		В	A	Н
10	LX-BZI060CCZZ	Screw ×9	-	С	A	A
11	XTPSD20P05000	Screw		С	A	A
12	QCNTMI036CCZZ	All reset switch	and the second	С	A	В
13	PCUSSI08ICCZZ	Cushion		С	A	А
14	QCNW-1135CCZZ	Flexible wire (22pin)	N	В	A	С
15	QCNCWI 259CCO i	Connector (9pin)	N	В	A	Н
16	PGUMSII90CCZZ	Rubber connector		С	A	F
17	VVLLF8017JE-1	LCD	N	В	В	A
18	PTPEHIO33CCZZ	Tape for LCD		С	A	А
19	LANGK 1290CCZZ	Angle for LCD		С	A	D
20	PFiLWI230CCZZ	Filter		С	A	Н
21	HDECAI 527CCZZ	Display mask		С	A	С
22	PFiLWI228CCZZ	Display filter		С	A	С
23	PGUMM1254CCZZ	Key rubber		В	A	К
24	MSPRC1098CCZZ	Earth spring		С	A	Α
25	JKNBZI5I5CC04	Key top (18key)	N	С	A	F
26	JKNBZ1515CC05	Keytop (17key)	N	С	A	F
27	JKNBZ1516CC02	Keytop (SHIFT) ×20pcs	N	С	A	E
28	JKNBZ1566CC01	Keytop (ENTER) ×10pcs	N	С	A	G
29	JKNBZ1492CC02	Keytop (Numeral)	N	С	A	E
30	JKNBZI567CC01	Keytop (CL) ×20pcs	N	С	A	E
31	QTANZI 287CCZZ	Battery terminal (+, -)		С	A	В
32	QTANZI 292CCZZ	Battery terminal (+)		С	A	В
33	QTANZI 250CCZZ	Battery terminal (-)		С	A	В
34	XUSSD20P04000	Screw		С	A	А
35	LANGT I 336CCZZ	Angle for bottom cabinet	N	С	Α	В
36	CCABB2299CC02	Top cabinet	N	D	A	S
37	GFTAAI232CCZZ	Lid for connector	N	D	A	В
38	QCNW-1137CCZZ	Flexible wire	N	В	A	С
39	QTANZI 293CCZZ	Battery terminal (+, -)	N	С	A	В
	UBAGZ1211CCZZ	Hard case	N	D	A	М
	SPAKA5108CCZZ	Packing cushion	N	D	A	F
	TINSE3137CCZZ	Instruction book (U.S.A)	N	D	A	Ρ

1	110	0107
	NO.	PART
		TMANEI
		SPAKCE
		T i NSE2
		LPLTPI
34		TLABZI
		RR-DZI
		RR-DZI
		RR-DZI
103		RVR-ME
1		VCEAAL
	121 2.4	VCKYPL
-		VHDDSI
Se .		VHHI54
1	1000	VH i SC4
	123	VH i SC4
		VH i SC4
		VH i TC4
	340	VHITC4
	1000	VH i TC4
		VH i TC4
		VHITCS
100		VRC-MT
		VRD-ST
		VRD-ST
	2	VRD-ST
		VS2SC4
		VS2SJ4
		RC-SZI
		RCRSPI
		VCKYPU
		VCTYPU
		RC-SZ
		VRD-ST
		VCKYPL
		DK i T-I


PC-1211-1 **32** PC-1211-2

.8.W.M IST-30

ANE 1010CCZZ AKC5012CCZZ NSE2826CCZZ LTP1070CCZZ ABZ1295CCZZ -DZ1006CCZZ -DZ1007CCZZ	Program library Packing case Basic text Tenplate Name lavel Resistor 1/8W 143Kohm ±2%	N N N	PARTS RANK D D D D D	A A A	Z G
NSE2826CCZZ LTP1070CCZZ ABZ1295CCZZ -DZ1006CCZZ -DZ1007CCZZ	Basic text Tenplate Name lavel Resistor 1/8W 143Kohm ±2%	N	D		G
LTP1070CCZZ ABZ1295CCZZ -DZ1006CCZZ -DZ1007CCZZ	Tenplate Name lavel Resistor 1/8W 143Kohm ±2%			A	
ABZ1295CCZZ DZ1006CCZZ DZ1007CCZZ	Name lavel Resistor 1/8W 143Kohm ±2%	N	D		К
-DZI006CCZZ -DZI007CCZZ	Resistor 1/8W 143Kohm ±2%			Α	В
-DZI007CCZZ			D	Α	А
	Desister 1/0W/ 10 7K-Las +00		С	Α	В
-DZI008CCZZ	Resistor 1/8W 12.7Kohm ±2%		С	Α	В
	Resistor 1/8W 21.0Kohm ±2%		С	Α	В
R-MB510QCZZ	Valiable resistor 250Kohm		С	Α	D
EAAUIAWI07Q	Capacitor 1µF 50V		С	Α	E
KYPUIHB22IK	Capacitor 220PF 50V		С	Α	В
DDS1588L1-1	Diode DS1588L1		В	Α	D
HI54KD-5/-1	Thermistor 150Kohm		В	Α	С
iSC43125/-1	L. S. i (Display chip)		В	Α	Х
iSC43157/-1	L. S. i (CPU-I)	N	В	В	F
iSC43178/-1	L. S. i (CPU-II)	N	В	В	D
iTC4011UBP1	i. C.		В	A	F
iTC4019P/-1	i. C.		В	A	K
iTC4066P/-1	i. C.		В	A	K
iTC4069P/-1	i. C.		В	A	Н
iTC5514P/-1	L. S. i (RAM)		В	В	D
C-MT2BGI65J	Resistor 1/8W 1.6Mohm ±5%		С	A	В
D-ST2BYIOIJ	Resistor 1/8W 100ohm ±5%		С	A	A
D-ST2BY223J	Resistor 1/8W 22Kohm ±5%		С	A	A
D-ST2BYI03J	Resistor 1/8W 10Kohm ±5%		С	A	A
D-ST2BYI04J	Resistor 1/8W 100Kohm ±5%		С	A	A
D-ST2BYI05J	Resistor 1/8W 1Mohm ±5%		С	A	A
D-ST2BY472J	Resistor 1/8W 4.7Kohm ±5%		C	A	A
D-ST2BY474J	Resistor 1/8W 470Kohm ±5%		В	A	A
2SC458KS/-1	Transistor 2SC458KS		В	A	С
2SJ40-///-I	MOS FET 2SJ40		С	A	G
-SZI005CCZZ	Capacitor 0.1µF 10V		С	A	С
RSP1024CCZZ	Crystal	N	С	A	Н
KYPUIHBIOIK	Capacitor 100PF 50V		С	A	A
TYPUIEXIO3M	Capacitor 10000PF 25V	1944	С	A	B
-SZI007CCZZ	Capacitor 1µF 10V		С	A	F
D-ST2BY224J	Resistor 1/8W 220Kohm ±5%		С	A	A
KYPUIHBIO2K	Capacitor 1000PF 50V		C	A	A
	SUB-PWB Kit	N			
2	-SZI007CCZZ D-ST2BY224J	-SZIOO7CCZZ Capacitor 1µF 10V D-ST2BY224J Resistor 1/8W 220Kohm ±5% KYPUIHBIO2K Capacitor 1000PF 50V	-SZI007CCZZ Capacitor 1µF 10V D-ST2BY224J Resistor 1/8W 220Kohm ±5% KYPUIHBIO2K Capacitor 1000PF 50V	-SZI007CCZZ Capacitor 1µF 10V C O-ST2BY224J Resistor 1/8W 220Kohm ±5% C KYPUIHBIO2K Capacitor 1000PF 50V C	-SZI007CCZZ Capacitor 1μF 10V C A O-ST2BY224J Resistor 1/8W 220Kohm ±5% C A KYPUIHBI02K Capacitor 1000PF 50V C A

33

PC-1211-2




9. CE-121 PARTS LIST & GUIDE

GCABA2315CCZZ LX-BZ1038CCZZ GLEGG1012CCZZ GFTAB1235CCZZ XTBSD20P06000 QPLGJ1008CCZZ QCNCM1260CC01 XTBSD20P05000 LANGT1334CCZZ QTANZ1266CCZZ QTANZ1072CCZZ HDECA1684CCZZ HDECA1685CCZZ	Bottom cabinet Screw Rubber foot Battery lid Screw Plug Connector (9pin) Screw Angle Battery terminal ⊖ Battery terminal ⊕ Dec. panel A	N N N N N	D C C D C B B B C C C C	A A A A A A A A A A	G A C A Q G A C
GLEGGIOI2CCZZ GFTABI235CCZZ XTBSD20P06000 QPLGJI008CCZZ QCNCMI260CCOI XTBSD20P05000 LANGTI334CCZZ QTANZI266CCZZ QTANZI072CCZZ HDECAI684CCZZ	Rubber foot Battery lid Screw Plug Connector (9pin) Screw Angle Battery terminal — Battery terminal —	N	C D C B B C C C	A A A A A A A A	A C A Q G A
GFTABI235CCZZ XTBSD20P06000 QPLGJI008CCZZ QCNCMI260CC0I XTBSD20P05000 LANGTI334CCZZ QTANZI266CCZZ QTANZI072CCZZ HDECAI684CCZZ	Battery lid Screw Plug Connector (9pin) Screw Angle Battery terminal — Battery terminal —	N	D C B B C C C	A A A A A A	C A Q G A
XTBSD20P06000 QPLGJ1008CCZZ QCNCM1260CC01 XTBSD20P05000 LANGT1334CCZZ QTANZ1266CCZZ QTANZ1072CCZZ HDECA1684CCZZ	Screw Plug Connector (9pin) Screw Angle Battery terminal Battery terminal Battery terminal	N	C B B C C C	A A A A A	A Q G A
QPLGJI008CCZZ QCNCMI260CC0I XTBSD20P05000 LANGTI334CCZZ QTANZI266CCZZ QTANZI072CCZZ HDECAI684CCZZ	Plug Connector (9pin) Screw Angle Battery terminal Battery terminal	N	B B C C	A A A A	Q G A
QCNCMI 260CC0 I XTBSD20P05000 LANGTI 334CCZZ QTANZI 266CCZZ QTANZI 072CCZZ HDECAI 684CCZZ	Connector (9pin) Screw Angle Battery terminal Battery terminal	N	B C C	A A A	G
XTBSD20P05000 LANGTI334CCZZ QTANZI266CCZZ QTANZI072CCZZ HDECAI684CCZZ	Screw Angle Battery terminal ⊖ Battery terminal ⊕		C C	A A	A
LANGTI 334CCZZ QTANZI 266CCZZ QTANZI 072CCZZ HDECAI 684CCZZ	Angle Battery terminal ⊖ Battery terminal ⊕	N	C	A	
QTANZI 266CCZZ QTANZI 072CCZZ HDECAI 684CCZZ	Battery terminal ⊖ Battery terminal ⊕	N	-		С
QTANZI072CCZZ HDECAI684CCZZ	Battery terminal \oplus		С	Δ	
HDECAI684CCZZ				-	Α
	Dec papel A		С	A	Α
HDECAI685CCZZ	Dec. parter A	N	D	A	С
	Dec. panel B	N	D	A	D
GCABB2316CCZZ	Top cabinet	N	D	A	G
SPAKA5097CCZZ	Packing case	N	D	A	D
SPAKC5IIICCZZ		N	D	A	D
SPAKA5109CCZZ	Packing cushion	N	D	A	E
VCEAAUICWIO6Q	Capacitor 10µF 16V		С	A	В
VCQYKUIHM472K	Capacitor 0.0047µF 50V	1.9	C	A	В
VCQYKUIHM473K		6 5 6	C	A	В
VCTYPUIEXIO3M		N.O	С	A	В
VCTYPUINXIO4M			C	A	В
VHDDS1588L1-1	Diode DS1588L1		В	A	В
	the second s	N		-	W
			В	-	Н
		N	В	-	P
-012012120 - 5cc			-	-	A
	Resistor 1/8W 100Kohm ±5%		C	-	A
		200	-	-	A
5.0 40 - A A A A A A A A A A A A A A A A A A		5		-	A
		12	-		
		200	-	-	A
the second s				-	A
		5	-	-	A
82 100 100 A.C. 1000		San San		-	A
				-	D
the state of the state of the state			-	-	С
	SPAKA5097CCZZ SPAKC5IIICCZZ SPAKA5I09CCZZ VCEAAUICWI06Q VCQYKUIHM472K VCQYKUIHM473K VCTYPUIEXI03M VCTYPUINXI04M	SPAKA5097CCZZPacking caseSPAKC5111CCZZPacking caseSPAKA5109CCZZPacking cushionVCEAAU1CW106QCapacitor 10µF 16VVCQYKU1HM472KCapacitor 0.0047µF 50VVCQYKU1HM473KCapacitor 0.047µF 50VVCQYKU1HM473KCapacitor 0.01µF 25VVCTYPU1EX103MCapacitor 0.1µF 12VVHDDS1588L1—1Diode DS1588L1VHINR5711//-1Relay NR5711VHITC4069P/-1I. C. TC4069PVHITC4528BP-1I. C. TC4528BPVRD-ST2BY103JResistor 1/8W 10Kohm ±5%VRD-ST2BY105JResistor 1/8W 10Kohm ±5%VRD-ST2BY105JResistor 1/8W 22Kohm ±5%VRD-ST2BY23JResistor 1/8W 270ohm ±5%VRD-ST2BY271JResistor 1/8W 270ohm ±5%VRD-ST2BY271JResistor 1/8W 470Kohm ±5%VRD-ST2BY564JResistor 1/8W 470Kohm ±5%VRD-ST2EY330JResistor 1/4W 33ohm ±5%VRD-ST2EY330JResistor 1/4W 33ohm ±5%VRD-ST2EY330JResistor 1/4W 33ohm ±5%	SPAKA5097CCZZPacking caseNSPAKC5111CCZZPacking caseNSPAKA5109CCZZPacking cushionNVCEAAUICW106QCapacitor 10µF 16VVVCQYKU1HM472KCapacitor 0.0047µF 50VVVCQYKU1HM473KCapacitor 0.01µF 25VVVCTYPU1EX103MCapacitor 0.1µF 12VVVTYPU1NX104MCapacitor 0.1µF 12VVVHDDS1588L1-1Diode DS1588L1NVHINR5711//-1Relay NR5711NVHITC4069P/-11. C. TC4069PNVRD-ST2BY103JResistor 1/8W 10Kohm ±5%NVRD-ST2BY104JResistor 1/8W 10Kohm ±5%VVRD-ST2BY105JResistor 1/8W 18Kohm ±5%VVRD-ST2BY123JResistor 1/8W 22Kohm ±5%VVRD-ST2BY223JResistor 1/8W 270ohm ±5%VVRD-ST2BY474JResistor 1/8W 470Kohm ±5%VVRD-ST2BY564JResistor 1/8W 33ohm ±5%VVRD-ST2EY330JResistor 1/4W 33ohm ±5%V </td <td>SPAKA5097CCZZ Packing case N D SPAKC5111CCZZ Packing case N D SPAKA5109CCZZ Packing cushion N D VCEAAUICW106Q Capacitor 10µF 16V C C VCQYKU1HM472K Capacitor 0.0047µF 50V C C VCQYKU1HM473K Capacitor 0.047µF 50V C C VCQYKU1HM473K Capacitor 0.047µF 50V C C VCTYPUIEX103M Capacitor 0.01µF 25V C C VCTYPUINX104M Capacitor 0.1µF 12V C C VHDDS1588L1-1 Diode DS1588L1 B B VHITC4069P/-1 1. C. TC4069P B C VRD-ST2BY103J Resistor 1/8W 10Kohm ±5% C C VRD-ST2BY104J Resistor 1/8W 100Kohm ±5% C C VRD-ST2BY105J Resistor 1/8W 10Kohm ±5% C C VRD-ST2BY105J Resistor 1/8W 22Kohm ±5% C C VRD-ST2BY23J Resistor 1/8W 270ohm ±5% C C VRD-ST2BY2474J</td> <td>SPAKA5097CCZZPacking caseNDASPAKC5111CCZZPacking cushionNDASPAKA5109CCZZPacking cushionNDAVCEAAUICWIO6QCapacitor 10μF 16VCAVCQYKUIHM472KCapacitor 0.047μF 50VCAVCQYKUIHM473KCapacitor 0.047μF 50VCAVCTYPUIEXIO3MCapacitor 0.1μF 25VCAVCTYPUINXIO4MCapacitor 0.1μF 12VCAVHDDS1588L1-1Diode DS1588L1BAVHITC4069P/-1I. C. TC4069PBAVRD-ST2BY103JResistor 1/8W 10Kohm $\pm5\%$CAVRD-ST2BY104JResistor 1/8W 10Kohm $\pm5\%$CAVRD-ST2BY183JResistor 1/8W 22Kohm $\pm5\%$CAVRD-ST2BY271JResistor 1/8W 270ohm $\pm5\%$CAVRD-ST2BY271JResistor 1/8W 270ohm $\pm5\%$CAVRD-ST2BY271JResistor 1/8W 30Kohm $\pm5\%$CAVRD-ST2BY264JResistor 1/8W 30km $\pm5\%$CAVRD-ST2BY564JResistor 1/8W 560Kohm $\pm5\%$CAVRD-ST2EY330JResistor 1/4W 33ohm $\pm5\%$CAVRD-ST2EY330JRes</td>	SPAKA5097CCZZ Packing case N D SPAKC5111CCZZ Packing case N D SPAKA5109CCZZ Packing cushion N D VCEAAUICW106Q Capacitor 10µF 16V C C VCQYKU1HM472K Capacitor 0.0047µF 50V C C VCQYKU1HM473K Capacitor 0.047µF 50V C C VCQYKU1HM473K Capacitor 0.047µF 50V C C VCTYPUIEX103M Capacitor 0.01µF 25V C C VCTYPUINX104M Capacitor 0.1µF 12V C C VHDDS1588L1-1 Diode DS1588L1 B B VHITC4069P/-1 1. C. TC4069P B C VRD-ST2BY103J Resistor 1/8W 10Kohm ±5% C C VRD-ST2BY104J Resistor 1/8W 100Kohm ±5% C C VRD-ST2BY105J Resistor 1/8W 10Kohm ±5% C C VRD-ST2BY105J Resistor 1/8W 22Kohm ±5% C C VRD-ST2BY23J Resistor 1/8W 270ohm ±5% C C VRD-ST2BY2474J	SPAKA5097CCZZPacking caseNDASPAKC5111CCZZPacking cushionNDASPAKA5109CCZZPacking cushionNDAVCEAAUICWIO6QCapacitor 10μ F 16VCAVCQYKUIHM472KCapacitor 0.047μ F 50VCAVCQYKUIHM473KCapacitor 0.047μ F 50VCAVCTYPUIEXIO3MCapacitor 0.1μ F 25VCAVCTYPUINXIO4MCapacitor 0.1μ F 12VCAVHDDS1588L1-1Diode DS1588L1BAVHITC4069P/-1I. C. TC4069PBAVRD-ST2BY103JResistor 1/8W 10Kohm $\pm5\%$ CAVRD-ST2BY104JResistor 1/8W 10Kohm $\pm5\%$ CAVRD-ST2BY183JResistor 1/8W 22Kohm $\pm5\%$ CAVRD-ST2BY271JResistor 1/8W 270ohm $\pm5\%$ CAVRD-ST2BY271JResistor 1/8W 270ohm $\pm5\%$ CAVRD-ST2BY271JResistor 1/8W 30Kohm $\pm5\%$ CAVRD-ST2BY264JResistor 1/8W 30km $\pm5\%$ CAVRD-ST2BY564JResistor 1/8W 560Kohm $\pm5\%$ CAVRD-ST2EY330JResistor 1/4W 33ohm $\pm5\%$ CAVRD-ST2EY330JRes

0

0

C



SHARP CORPORATION Industrial Instruments Group Reliability & Quality Control Department Yamatokoriyama, Nara 639-11, Japan

1981 March Printed in Japan